ATTORNEY DOCKET NO. 94-C-096C2 (STMI01-94096)
U.S. SERIAL NO. 09/517,987
PATENT

REMARKS

Claims 77-87 are pending in the present application.

Claim 81 was amended to correct a typographic error.

Claim 87 was added.

Reconsideration of the claims is respectfully requested.

Claims 77–84 were rejected under 35 U.S.C. § 103(a) as being unpatentable over *Pierce* et al in view of *Doan et al*. This rejection is respectfully traversed.

35 U.S.C. § 103 (Obviousness)

Claims 77-86 were rejected under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 5,422,289 to *Pierce et al* in view of U.S. Patent No. 5,346,587 to *Doan et al*. This rejection is respectfully traversed.

As noted in the previous response, independent claim 77 recites that the source and drain regions each include a first portion in the substrate and a second portion on the substrate over the first portion and adjacent to the insulating material on the sides of the gate electrode. Such a feature is not shown or suggested by the cited references.

The Office Action states:

Applicant argues that Pierce fails to show a second portion of the source/drain above the substrate. However, the examiner does not understand the difference structurally between the invention of Pierce and applicant as claimed. Furthermore, in the abstract, Pierce refers to source and drain 38 and 40 as "source and drain areas". For example, column 11, lines 29–46 talk about

forming regions 38 and 40 using epitaxial growth to form single-crystal or polysilicon regions.

Paper No. 13, page 2. As is known in the art, MOSFET source and drain regions are the portions of the transistor in which charge carrier generation and recombination occur for the charge carriers which form the current. Saturation current, and therefore transconductance, of the transistor may be constrained by the size of the source drain regions. Additionally, depletion regions around the source and drain isolate those regions from the body of the substrate.

As noted in the previous response, *Pierce et al* discloses in Figure 5 a structure in which the source and drain regions 34 and 36 are completely within the substrate:





FIG. 5

Conductive contacts or <u>plugs</u> 38 and 40 over the source and drain regions 34 and 36 are merely conductive structures for electrically contacting source and drain regions 34 and 36, not a part of source/drain regions 34 and 36, and therefore do not satisfy the claim limitation of "a second portion."

With respect to the Abstract referenced in the Office Action, Pierce et al states:

After the second polysilicon layer is planarized, the material in the active region is patterned and etched to form a gate and source and drain areas. The appropriate areas of the active region are doped as necessary to form the source and drain.

Pierce et al, Abstract. In the quoted portion of the Abstract, Pierce et al clearly refers to "wiring" polysilicon layer 28 formed over gate electrode polysilicon layer 20, which are patterned to form the gate:



Pierce et al, column 7, lines 60–63 and column 9, lines 35–41. After wiring polysilicon layer 28 is planarized, source/drain regions 34 and 36 are diffused into the substrate. Pierce et al, column 10, lines 6–11 and column 10, line 45 through column 11, line 16. Conductive plugs 38 and 40 are then formed from doped polysilicon, doped epitaxial monocrystalline silicon, or metal. Pierce et al, column 11, lines 18–59. Plugs 38 and 40 are merely electrical contacts to source/drain regions 34 and 36, and Pierce et al contains no teaching or suggestion that plugs

ATTORNEY DOCKET NO. 94-C-096C2 (STMI01-94096)
U.S. SERIAL NO. 09/517,987
PATENT

38 and 40 are or could be modified to form part of the source/drain regions for the transistor. Moreover, *Pierce et al* teaches that conductive plugs 38 and 40 may be metallic, teaching away from employing raised source/drain regions over the substrate as claimed.

Pierce et al teaches formation of the transistor structure entirely within the substrate in accordance with the conventional art, with conductive plugs filling the contact openings to planarize the structure. In contrast, the present invention forms a portion of the source/drain regions above the substrate, effectively wrapping the transistor structure around the edges of the gate electrode, allowing a smaller total lateral size for the transistor. Pierce et al does not teach or suggest forming the source and drain regions in two portions within and over the substrate.

Therefore, the rejection of claim 77-86 under 35 U.S.C. § 103 has been overcome.

ATTORNEY DOCKET No. 94-C-096C2 (STMI01-94096) U.S. SERIAL NO. 09/517,987 PATENT

AMENDMENTS WITH MARKINGS TO SHOW CHANGES MADE

Claim 81 was amended herein as follows:

1 81. (amended) The integrated circuit structure of claim 77, further comprising:
2 LDD regions for the source and <u>drain</u> regions formed within the first portion of
3 each source and drain region.

ATTORNEY DOCKET No. 94-C-096C2 (STMI01-94096) U.S. SERIAL NO. 09/517,987 PATENT

If any issues arise, or if the Examiner has any suggestions for expediting allowance of this Application, the Applicant respectfully invites the Examiner to contact the undersigned at the telephone number indicated below or at *dvenglarik@novakov.com*.

The Commissioner is hereby authorized to charge any additional fees connected with this communication or credit any overpayment to Deposit Account No. 50-0208.

Respectfully submitted,

NOVAKOV DAVIS & MUNCK, P.C.

Date: 10-16-01

Daniel E. Venglarik Registration No. 39,409

P.O. Drawer 800889 Dallas, Texas 75380 (972) 628-3621 (direct dial) (214) 922-9221 (main number) (214) 969-7557 (fax)

E-mail: dvenglarik@novakov.com